Commit 2116d9c09da57d1c4c2c667f07321611881d500b
2014-01-04T18:17:42
Add more spi magic to the nanofury init sequence.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66
diff --git a/driver-bitfury.c b/driver-bitfury.c
index 37537f2..bafdc91 100644
--- a/driver-bitfury.c
+++ b/driver-bitfury.c
@@ -362,13 +362,59 @@ static void nf1_set_freq(struct bitfury_info *info)
nf1_config_reg(info, 4, 1);
}
+#define FIRST_BASE 61
+#define SECOND_BASE 4
+
+static void nf1_send_conf(struct bitfury_info *info)
+{
+ const int8_t nf1_counters[16] = { 64, 64, SECOND_BASE, SECOND_BASE+4, SECOND_BASE+2,
+ SECOND_BASE+2+16, SECOND_BASE, SECOND_BASE+1, (FIRST_BASE)%65, (FIRST_BASE+1)%65,
+ (FIRST_BASE+3)%65, (FIRST_BASE+3+16)%65, (FIRST_BASE+4)%65, (FIRST_BASE+4+4)%65,
+ (FIRST_BASE+3+3)%65, (FIRST_BASE+3+1+3)%65 };
+ int i;
+
+ for (i = 7; i <= 11; i++)
+ nf1_config_reg(info, i, 0);
+ nf1_config_reg(info, 6, 0); /* disable OUTSLK */
+ nf1_config_reg(info, 4, 1); /* Enable slow oscillator */
+ for (i = 1; i <= 3; ++i)
+ nf1_config_reg(info, i, 0);
+ /* Program counters correctly for rounds processing, here it should
+ * start consuming power */
+ spi_add_data(info, 0x0100, nf1_counters, 16);
+}
+
+static void nf1_send_init(struct bitfury_info *info)
+{
+ /* Prepare internal buffers */
+ /* PREPARE BUFFERS (INITIAL PROGRAMMING) */
+ unsigned int w[16];
+ unsigned int atrvec[] = {
+ 0xb0e72d8e, 0x1dc5b862, 0xe9e7c4a6, 0x3050f1f5, 0x8a1a6b7e, 0x7ec384e8, 0x42c1c3fc, 0x8ed158a1, /* MIDSTATE */
+ 0,0,0,0,0,0,0,0,
+ 0x8a0bb7b7, 0x33af304f, 0x0b290c1a, 0xf0c4e61f, /* WDATA: hashMerleRoot[7], nTime, nBits, nNonce */
+ };
+ ms3steps(atrvec);
+ memset(&w, 0, sizeof(w));
+ w[3] = 0xffffffff;
+ w[4] = 0x80000000;
+ w[15] = 0x00000280;
+ spi_add_data(info, 0x1000, w, 16 * 4);
+ spi_add_data(info, 0x1400, w, 8 * 4);
+ memset(w, 0, sizeof(w));
+ w[0] = 0x80000000;
+ w[7] = 0x100;
+ spi_add_data(info, 0x1900, w, 8 * 4); /* Prepare MS and W buffers! */
+ spi_add_data(info, 0x3000, atrvec, 19 * 4);
+}
+
static void nf1_reinit(struct cgpu_info *bitfury, struct bitfury_info *info)
{
spi_clear_buf(info);
spi_add_break(info);
nf1_set_freq(info);
- //nf1_send_conf(info);
- //nf1_send_init(info);
+ nf1_send_conf(info);
+ nf1_send_init(info);
//nf1_txrx(bitfury, info);
}