Hash :
9fe4ec90
Author :
Date :
2014-01-05T09:06:19
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71
/*
* Copyright 2014 Con Kolivas
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of the GNU General Public License as published by the Free
* Software Foundation; either version 3 of the License, or (at your option)
* any later version. See COPYING for more details.
*/
#ifndef MCP2210_H
#define MCP2210_H
#define MCP2210_BUFFER_LENGTH 64
#define MCP2210_TRANSFER_MAX 60
#define MCP2210_PIN_GPIO 0x0
#define MCP2210_PIN_CS 0x1
#define MCP2210_PIN_DEDICATED 0x2
#define MCP2210_GPIO_PIN_LOW 0
#define MCP2210_GPIO_PIN_HIGH 1
#define MCP2210_GPIO_OUTPUT 0
#define MCP2210_GPIO_INPUT 1
#define MCP2210_SPI_CANCEL 0x11
#define MCP2210_GET_GPIO_SETTING 0x20
#define MCP2210_SET_GPIO_SETTING 0x21
#define MCP2210_SET_GPIO_PIN_VAL 0x30
#define MCP2210_GET_GPIO_PIN_VAL 0x31
#define MCP2210_SET_GPIO_PIN_DIR 0x32
#define MCP2210_GET_GPIO_PIN_DIR 0x33
#define MCP2210_SET_SPI_SETTING 0X40
#define MCP2210_GET_SPI_SETTING 0X41
#define MCP2210_SPI_TRANSFER 0x42
#define MCP2210_SPI_TRANSFER_SUCCESS 0x00
#define MCP2210_SPI_TRANSFER_ERROR_NA 0xF7 // SPI not available due to external owner
#define MCP2210_SPI_TRANSFER_ERROR_IP 0xF8 // SPI not available due to transfer in progress
struct gpio_pin {
int pin[9];
};
bool mcp2210_send_recv(struct cgpu_info *cgpu, char *buf, enum usb_cmds cmd);
bool mcp2210_get_gpio_pindes(struct cgpu_info *cgpu, struct gpio_pin *gp);
bool mcp2210_get_gpio_pinvals(struct cgpu_info *cgpu, struct gpio_pin *gp);
bool mcp2210_get_gpio_pindirs(struct cgpu_info *cgpu, struct gpio_pin *gp);
bool mcp2210_get_gpio_pin(struct cgpu_info *cgpu, int pin, int *des);
bool mcp2210_set_gpio_pin_designations(struct cgpu_info *cgpu, struct gpio_pin *gp);
bool mcp2210_set_gpio_pindes(struct cgpu_info *cgpu, int pin, int des);
bool mcp2210_get_gpio_pinval(struct cgpu_info *cgpu, int pin, int *val);
bool mcp2210_set_gpio_pinvals(struct cgpu_info *cgpu, struct gpio_pin *gp);
bool mcp2210_set_gpio_pinval(struct cgpu_info *cgpu, int pin, int val);
bool mcp2210_set_gpio_output(struct cgpu_info *cgpu, int pin, int val);
bool mcp2210_set_gpio_input(struct cgpu_info *cgpu, int pin);
bool mcp2210_get_gpio_pindir(struct cgpu_info *cgpu, int pin, int *dir);
bool mcp2210_set_gpio_pindirs(struct cgpu_info *cgpu, struct gpio_pin *gp);
bool mcp2210_set_gpio_pindir(struct cgpu_info *cgpu, int pin, int dir);
bool mcp2210_spi_cancel(struct cgpu_info *cgpu);
bool
mcp2210_get_spi_transfer_settings(struct cgpu_info *cgpu, unsigned int *bitrate, unsigned int *icsv,
unsigned int *acsv, unsigned int *cstdd, unsigned int *ldbtcsd,
unsigned int *sdbd, unsigned int *bpst, unsigned int *spimode);
bool
mcp2210_set_spi_transfer_settings(struct cgpu_info *cgpu, unsigned int bitrate, unsigned int icsv,
unsigned int acsv, unsigned int cstdd, unsigned int ldbtcsd,
unsigned int sdbd, unsigned int bpst, unsigned int spimode);
bool mcp2210_spi_transfer(struct cgpu_info *cgpu, char *data, unsigned int *length);
#endif /* MCP2210_H */