-
Show log
Commit
-
Hash : d38b4f21
Author :
Date : 2016-01-16T01:53:32
Optimize ARM64 SIMD code for Cavium ThunderX Per @ssvb: ThunderX is an ARM64 chip that dedicates most of its transistor real estate to providing 48 cores, so each core is not as fast as a result. Each core is dual-issue & in-order for scalar instructions and has only a single-issue half-width NEON unit, so the peak throughput is one 128-bit instruction per 2 cycles. So careful instruction scheduling is important. Furthermore, ThunderX has an extremely slow implementation of ld2 and ld3, so this commit implements the equivalent of those instructions using ld1. Compression speedup relative to libjpeg-turbo 1.4.2: 48-core ThunderX (RunAbove ARM Cloud), Linux, 64-bit: 58-85% (avg. 74%) relative to jpeg-6b: 1.75-2.14x (avg. 1.95x) Refer to #49 and #51 for discussion. Closes #51. This commit also wordsmiths the ChangeLog entry (the ARMv8 SIMD implementation is "complete" only for compression-- it still lacks some decompression algorithms, as does the ARMv7 implementation.) Based on: https://github.com/mayeut/libjpeg-turbo/commit/9405b5fd031558113bdfeae193a2b14baa589a75 which is based on: https://github.com/libjpeg-turbo/libjpeg-turbo/commit/f561944ff70adef65bb36212913bd28e6a2926d6 https://github.com/libjpeg-turbo/libjpeg-turbo/commit/962c8ab21feb3d7fc2a7a1ec8d26f6b985bbb86f
-
Files
- CMakeLists.txt
- Makefile.am
- jccolext-altivec.c
- jccolext-mmx.asm
- jccolext-sse2-64.asm
- jccolext-sse2.asm
- jccolor-altivec.c
- jccolor-mmx.asm
- jccolor-sse2-64.asm
- jccolor-sse2.asm
- jcgray-altivec.c
- jcgray-mmx.asm
- jcgray-sse2-64.asm
- jcgray-sse2.asm
- jcgryext-altivec.c
- jcgryext-mmx.asm
- jcgryext-sse2-64.asm
- jcgryext-sse2.asm
- jchuff-sse2-64.asm
- jchuff-sse2.asm
- jcolsamp.inc
- jcsample-altivec.c
- jcsample-mmx.asm
- jcsample-sse2-64.asm
- jcsample-sse2.asm
- jcsample.h
- jdcolext-altivec.c
- jdcolext-mmx.asm
- jdcolext-sse2-64.asm
- jdcolext-sse2.asm
- jdcolor-altivec.c
- jdcolor-mmx.asm
- jdcolor-sse2-64.asm
- jdcolor-sse2.asm
- jdct.inc
- jdmerge-altivec.c
- jdmerge-mmx.asm
- jdmerge-sse2-64.asm
- jdmerge-sse2.asm
- jdmrgext-altivec.c
- jdmrgext-mmx.asm
- jdmrgext-sse2-64.asm
- jdmrgext-sse2.asm
- jdsample-altivec.c
- jdsample-mmx.asm
- jdsample-sse2-64.asm
- jdsample-sse2.asm
- jfdctflt-3dn.asm
- jfdctflt-sse-64.asm
- jfdctflt-sse.asm
- jfdctfst-altivec.c
- jfdctfst-mmx.asm
- jfdctfst-sse2-64.asm
- jfdctfst-sse2.asm
- jfdctint-altivec.c
- jfdctint-mmx.asm
- jfdctint-sse2-64.asm
- jfdctint-sse2.asm
- jidctflt-3dn.asm
- jidctflt-sse.asm
- jidctflt-sse2-64.asm
- jidctflt-sse2.asm
- jidctfst-altivec.c
- jidctfst-mmx.asm
- jidctfst-sse2-64.asm
- jidctfst-sse2.asm
- jidctint-altivec.c
- jidctint-mmx.asm
- jidctint-sse2-64.asm
- jidctint-sse2.asm
- jidctred-mmx.asm
- jidctred-sse2-64.asm
- jidctred-sse2.asm
- jpeg_nbits_table.inc
- jquant-3dn.asm
- jquant-mmx.asm
- jquant-sse.asm
- jquantf-sse2-64.asm
- jquantf-sse2.asm
- jquanti-altivec.c
- jquanti-sse2-64.asm
- jquanti-sse2.asm
- jsimd.h
- jsimd_altivec.h
- jsimd_arm.c
- jsimd_arm64.c
- jsimd_arm64_neon.S
- jsimd_arm_neon.S
- jsimd_i386.c
- jsimd_mips.c
- jsimd_mips_dspr2.S
- jsimd_mips_dspr2_asm.h
- jsimd_powerpc.c
- jsimd_x86_64.c
- jsimdcfg.inc.h
- jsimdcpu.asm
- jsimdext.inc
- nasm_lt.sh
